ATPG targets faults at IC-gate boundaries, but 50% of defects are located within cells. Learn how cell-aware ATPG and user-defined fault models help to ferret out these hard-to-squash bugs.
Standard-cell-based design has become the mainstream methodology for designing the digital-logic sections of ASICs. The approach has allowed designers to scale ASICs from their origins as simple, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results